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Abstract
We consider boolean circuits computing n-operators f : {0, 1}n →
{0, 1}n. As gates we allow arbitrary boolean functions; neither fanin nor
fanout of gates is restricted. An operator is linear if it computes n linear
forms, that is, computes a matrix-vector product A~x over GF (2).
We prove the existence of n-operators requiring about n2 wires in any
circuit, and linear n-operators requiring about n2/ log n wires in depth-
2 circuits, if either all output gates or all gates on the middle layer are
linear.
1 Introduction
We consider general circuits computing n-operators f : {0, 1}n → {0, 1}n. As
gates we allow arbitrary boolean functions of their inputs; there is no restriction
on their fanin or fanout. Thus, the phenomenon which causes complexity of
such circuits is information transfer rather than information processing as in
the case of single functions. Such a circuit is a directed acyclic graph with n
input nodes x1, . . . , xn and n output nodes y1, . . . , yn. Each non-input node
computes some boolean function of its predecessors. A circuit computes an
operator f = (f1, . . . , fn) if, for all i = 1, . . . , n, the boolean function computed
at the ith output node yi is the ith component fi of the operator f . The depth
of a circuit is the largest number of wires in a path from an input to an output
node.
The size of a circuit is the total number of wires in it. We will denote by sd(f)
the smallest number of wires in a general circuit of depth at most d computing f .
If there are no restrictions on the depth, the corresponding measure is denoted
by s(f). Note that s(f) ≤ s1(f) ≤ n
2 holds for any n-operator, so quadratic
lower bounds are the highest ones.
Circuits of depth 2 constitute the first non-trivial model. Interest in depth-2
circuits comes from the following important result of Valiant [17]: If in every
depth-2 circuit, computing f with O(n/ ln lnn) gates on the middle layer, at
least n1+Ω(1) direct wires must connect inputs with output gates, then f cannot
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be computed by log-depth circuits with a linear number of fanin-2 gates. To
prove a super-linear lower bound for log-depth circuits is an old and well-known
problem in circuit complexity.
Super-linear lower bounds up to s2(f) = Ω(n log
2 n) where proved using
graph-theoretic arguments by analyzing some super-concentration properties of
the circuit as a graph [5, 9, 10, 12, 11, 1, 13, 14, 15]. Higher lower bounds of
the form s2(f) = Ω(n
3/2) were recently proved using information theoretical
arguments [4, 6]. For larger depth d known lower bounds are only slightly non-
linear. All these bounds, however, are on the total number of wires, so they still
have no consequences for log-depth circuits.
In fact, in the class of general circuits, even the question about the com-
plexity of a random operator remained unclear. In particular, it was unclear
whether operators requiring a quadratic number of wires (even in depth 2) exist
at all?
2 Circuits for general operators
Note that a direct counting argument, as in the case of constant fanin circuits,
does not work for general circuits: already for d > n + logn, the number 22
d
of possible boolean functions that may be assigned to a node of fanin d may be
larger than the total number 2n2
n
of n-operators.
Our first result is an observation that this bad situation can be excluded
by just turning the power of circuits against themselves to ensure that, in an
optimal circuit, no gate can have fanin larger than n. This leads us to
Theorem 1. For almost all n-operators f , s(f) = Ω(n2).
Proof. Let µ(L) be the number of different n-operators computable by boolean
circuits with at most L wires. Our goal is to upper bound this number in terms
of n and L, and compare this bound with the total number 2n2
n
of n-operators.
Take an optimal circuit with ℓ ≤ L wires computing some n-operator; hence,
ℓ ≤ n2. Then ℓ =
∑m
i=1 di, where d1, . . . , dm are the fanins of its gates. It is
clear that we need m ≥ n gates, since we must have n input gates. On the other
hand, m ≤ ℓ+ n+2 ≤ 2n2 gates are always enough since every non-input gate,
besides two possible constant gates, must have nonzero fanin.
We now make use of the fact that the gates in our circuits may be arbitrary
boolean functions: This allows us to assume that di ≤ n for all i. Indeed, if
di > n, then we can replace the ith gate by the boolean function computed at
this gate and join it to all n input variables; when doing this, the total number
of wires in the circuit can only decrease.
The number of sequences d1, . . . , dm of fanins with 0 ≤ di ≤ n does not
exceed (n+1)m. For each such sequence and for each i = 1, . . . ,m, there are at
most
(
m
di
)
≤ mdi possibilities to chose the set of inputs for the ith node and at
2
most 22
di
possibilities to assign a boolean function to this node. Hence,
µ(L) ≤ (n+ 1)m
m∏
i=1
mdi
m∏
i=1
22
di
= (n+ 1)mm
∑
m
i=1
di2
∑
m
i=1
2di .
Since
∑m
i=1 di ≤ L ≤ n
2 and m ≤ 2n2, this yields
log2 µ(L) ≤
m∑
i=1
2di +O(n2 log2 n) .
We now observe that at most n/2 nodes can have fanin larger than 2L/n, for
otherwise we would have more than (2L/n) · (n/2) = L wires in total. Since
m ≤ 2n2 and since the fanin of each gate does not exceed n, we obtain that
m∑
i=1
2di ≤ (m− n/2)22L/n + (n/2)2n ≤ 2n24L/n + n2n−1 .
Hence,
log2 µ(L) ≤ 2n
24L/n + n2n−1 +O(n2 log2 n) . (1)
Since the total number of operators f : {0, 1}n → {0, 1}n is 2n2
n
, the smallest
number L of wires sufficient to compute all of them must satisfy log2 µ(L) ≥ n2
n.
By (1), this implies
2n24L/n ≥ n2n−1 −O(n2 log2 n) .
Dividing both sides by 2n2, we obtain that 4L/n = Ω(2n/n), and hence, L =
Ω(n2).
3 Circuits for linear operators
An important class of operators are linear ones. Each such operator computes n
linear forms, that is, computes a matrix-vector product fA(~x) = A~x over GF (2)
where A is an n × n (0, 1)-matrix. We are interested in the complexity s2(fA)
of such operators in the class of depth-2 circuits.
If all gates are required to be linear (parities and their negations), then easy
counting shows that some linear operators require Ω(n2/ logn) wires. It is also
known that O(n2/ logn) are also sufficient to compute any linear operator [16,
3, 2].
But what if we allow arbitrary (non-linear) boolean functions as gates—can
we then compute linear operators fA more efficiently? The largest known lower
bound for an explicit linear operator fA has the form s2(fA) = Ω(n logn) [11].
This raises the following question: Do linear n-operators requiring s2(fA) =
Ω(n2/ logn) wires exist at all? We are only able to answer this question pos-
itively under the additional restriction that either all output gates of all gates
on the middle layer must be linear functions.
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The next theorem shows that the non-linearity ofmiddle gates is no problem:
any such circuit can be transformed into a linear circuit with almost the same
number of wires. Hence, some linear n-operators require about n2/ logn wires
in such circuits.
Theorem 2. If a depth-2 circuit computes a linear n-operator and only has
linear gates on the output layer, then it can be transformed to an equivalent
linear circuit by adding at most 2n new wires.
Proof. Let A be an n-by-n (0, 1)-matrix, and let Φ be a depth-2 circuit com-
puting A~x. We may assume, for simplicity, that there are no direct wires from
inputs to outputs: this can be easily achieved by adding n new wires on the
first level. Assume that all output gates of Φ are linear boolean functions. By
adding one constant-1 function on the middle layer and at most n new wires on
the second level, we can also assume that each output gate computes just the
sum modulo 2 of its inputs (and not the negation of this sum).
Let h = (h1, . . . , hr) : {0, 1}
n → {0, 1}r be the operator computed by the
gates on the middle layer. Since A~0 = ~0 and each output gate computes the
sum modulo 2 of its inputs, we may assume that h(~0) = ~0 as well: If hj(~0) = 1
for some j, then replace the function hj by the function h
′
j such that h
′
j(~0) = 0
and h′j(~x) = hj(~x) for all ~x 6= ~0.
Let B be the n-by-r adjacency (0, 1)-matrix of the bipartite graph formed by
the wires joining the gates on the middle layer with those on the output layer.
Then A~x = B · h(~x) for all ~x ∈ {0, 1}n. Write each vector ~x = (x1, . . . , xn) as
the linear combination ~x =
∑n
i=1 xi~ei of unit vectors ~e1, . . . , ~en ∈ {0, 1}
n, and
replace the operator h computed on the middle layer by a linear operator
h′(~x) :=
n∑
i=1
xih(~ei) mod 2 .
Hence, h′(~x) = ~x⊤M , where M is an n × r matrix with rows h(~e1), . . . , h(~en).
Using the linearity of the matrix-vector product, we obtain that (with all sums
mod 2):
B · h(~x) = A ·
(∑
xi~ei
)
=
∑
xiA~ei =
∑
xiB · h(~ei) = B · h
′(~x) .
Hence, the new (linear) circuit Φ′ computes A~x as well. It remains to show that
the number of wires in Φ′ does not exceed the number of wires in Φ.
The wires on the second level haven’t changed at all. To show that the
number of wires on the first level has not increased as well, let fanout(xi) be the
fanout of the ith input node xi, and fanin(hj) the fanin of the jth gate hj on
the middle layer. Then
∑n
i=1 fanout(xi) =
∑r
j=1 fanin(hj) is the total number
L of wires on the first level. We know that h(~0) = ~0, that is, hj(~0) = 0 for all
j = 1, . . . , r. Now we make a simple (but crucial) observation: if there is no
wire from xi to hj , then hj(~ei) = hj(~0) = 0. This implies that the jth column
of M can have at most fanin(hj) ones. Since the number of wires on the first
level of Φ′ is just the total number of 1’s in M , we are done.
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The second case—when only gates on the middle layer are required to be
linear—is more delicate. That such circuits can be more powerful than linear
ones, was shown in [7]. Given a boolean n × n matrix A, say that a circuit
weakly computes the operator fA(~x) = A~x if it correctly computes it on all
n unit vectors ~e1, . . . , ~en. Note that, for linear circuits, this is no relaxation:
such a circuit weakly computes fA iff it correctly computes fA on all inputs.
Hence, some linear operators cannot be weakly computed by linear depth-2
circuits using fewer than Ω(n2/ logn) wires. It is however shown in [7] that the
situation changes drastically if we only use linear gates on the middle layer but
allow non-linear gates on the output layer, then any linear n-operator can be
weakly computed using only O(n log n) wires.
Still, using Kolmogorov complexity arguments, we can prove that, for some
matrices A, such circuits require a quadratic number of wires to compute the
entire operator A~x.
Theorem 3. If middle gates are required to be linear, then linear n-operators
fA with s2(fA) = Ω(n
2/ logn) exist.
Proof. We use the Kolmogorov complexity argument known as the incompress-
ibility argument (see [8] for background). Since we have 2n
2
matrices, some
matrix A requires n2 bits to describe it. Hence, the linear operator fA(~x) = A~x
cannot be described using fewer than n2 −O(1) bits, as well.
Fix an arbitrary depth-2 circuit Φ computing fA, and assume that all its
gates on the middle layer are linear. Let L be the number of wires in Φ. As
before, we may assume that there are no direct wires from inputs to outputs.
Our goal is to show that, using the circuit Φ, the operator fA can be described
using O(L logn) bits. This will imply the desired lower bound L = Ω(n2/ logn)
on the number of wires.
Let r be the number of nodes on the middle layer of Φ. Since at these nodes
only linear functions are computed, the first level (between inputs and middle
layer) computes some linear operator ~y = B~x, where B is the r-by-n adjacency
matrix of the bipartite graph formed by the wires joining the gates on the input
layer with those on the middle layer. Let also C be the n-by-r adjacency matrix
of the bipartite graph formed by the wires joining the gates on the middle layer
with those on the output layer. Hence, L = |B| + |C| where |B| denotes the
number of 1s in B.
Using these two matrices B and C as well as the fact that the operator
computed by the circuit Φ is linear, we can encode this operator using O(L logn)
bits as follows.
◦ Since |B| + |C| = L, both matrices B and C can be described using
O(L log n) bits, just by describing the positions of their 1-entries.
◦ The ith output gate of Φ computes gi(B~x), where gi : {0, 1}
r → {0, 1}
is some boolean function depending only on rows of B seen by this gate,
that is, on rows corresponding to the di nodes on the middle layer seen by
this gate. Let Bi be the di × n submatrix of B formed by these rows.
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Let Im(Bi) = {Bi~x : ~x ∈ {0, 1}
n} be the column space of Bi. If this space
has dimension t then any t linearly independent columns of B form its
basis. Take the set B′i = {~u1, . . . , ~ut} of the first t linearly independent
columns of Bi, and call it the first basis of Im(Bi).
◦ Encode the behavior of gi on this basis B
′
i by the string gi(~u1), . . . , gi(~ut)
of t ≤ di bits. The entire string, for all n output gates g1, . . . , gn, has
length at most
∑n
i=1 di ≤ L.
Having this encoding, we can recover the value gi(~x) of the ith output gate
on a given input ~x ∈ {0, 1}n as follows.
1. Compute ~yi = Bi~x. We can do this since the ith row of C tells us what
rows of B appear in Bi, and we know the entire matrix B.
2. Take the first basis B′i of Im(Bi) and write ~yi as a linear combination
~yi =
∑t
k=1 λk~uk of basis vectors over GF (2).
3. Give zi =
∑t
k=1 λkgi(~uk) mod 2 as an output. We can compute this num-
ber since we know the values gi(~u1), . . . , gi(~ut).
Since the circuit computes A~x, the ith output gate must compute the scalar
product 〈~ai, ~x〉 of input vector ~x with the ith row ~ai of A. Hence, gi(B~x) =
〈~ai, ~x〉, meaning that gi must be linear on Im(B). Since gi can only see the
middle gates corresponding to the rows of Bi, this implies that gi must be
linear also on Im(Bi). Thus,
zi =
t∑
k=1
λkgi(~uk) = gi
( t∑
k=1
λk~uk
)
= gi(~yi) = gi(Bi~x) = gi(B~x) ,
that is, zi is a scalar product of ~x with the ith row of A, as desired.
4 Conclusion
We have shown that, even when arbitrary boolean functions can be used as
gates, some operators f : {0, 1}n → {0, 1}n require about n2 wires. We have
also shown that some linear operators require about n2/ logn wires in depth-2
circuits, if either all output gates or all gates on the middle layer are required
to be linear.
We conjecture that the same lower bound for depth-2 circuits computing
linear operators should also hold without any restrictions on used gates.
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